INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT390Dual decade ripple counter

Product specification
File under Integrated Circuits, IC06

December 1990





74HC/HCT390

FEATURES

- Two BCD decade or bi-quinary counters
- One package can be configured to divide-by-2, 4, 5, 10, 20, 25, 50 or 100
- Two master reset inputs to clear each decade counter individually
- · Output capability: standard
- · I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT390 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT390 are dual 4-bit decade ripple counters divided into four separately clocked sections. The counters have two divide-by-2 sections and two divide-by-5 sections. These sections are normally used in a BCD

decade or bi-quinary configuration, since they share a common master reset input (nMR). If the two master reset inputs (1MR and 2MR) are used to simultaneously clear all 8 bits of the counter, a number of counting configurations are possible within one package. The separate clocks $(n\overline{CP}_0$ and $n\overline{CP}_1$) of each section allow ripple counter or frequency division applications of divide-by-2, 4, 5, 10, 20, 25, 50 or 100.

Each section is triggered by the HIGH-to-LOW transition of the clock inputs (nCP $_0$ and nCP $_1$). For BCD decade operation, the nQ $_0$ output is connected to the nCP $_1$ input of, the divide-by-5 section. For bi-quinary decade operation, the nQ $_3$ output is connected to the nCP $_0$ input and nQ $_0$ becomes the decade output.

The master reset inputs (1MR and 2MR) are active HIGH asynchronous inputs to each decade counter which operates on the portion of the counter identified by the "1" and "2" prefixes in the pin configuration. A HIGH level on the nMR input overrides the clocks and sets the four outputs LOW.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25 \, ^{\circ}C$; $t_r = t_f = 6 \, \text{ns}$

| SYMBOL | PARAMETER | CONDITIONS | TYP | ICAL | UNIT |
|-------------------------------------|-------------------------------------------------------------|-----------------------------------------------|-----|-----------------------------------------|------|
| STWIBOL | PARAWETER | CONDITIONS | нс | 18 19 26 19 18 61 3.5 | UNII |
| t _{PHL} / t _{PLH} | propagation delay | C _L = 15 pF; V _{CC} = 5 V | | | |
| | $n\overline{CP}_0$ to nQ_0 | | 14 | 18 | ns |
| | $n\overline{CP}_1$ to nQ_1 | | 15 | 19 | ns |
| | $n\overline{CP}_1$ to nQ_2 | | 23 | 26 | ns |
| | $n\overline{CP}_1$ to nQ_3 | | 15 | 19 | ns |
| | nMR to Q _n | | 16 | 18 | ns |
| f _{max} | maximum clock frequency nCP ₀ , nCP ₁ | | 66 | 61 | MHz |
| C _I | input capacitance | | 3.5 | 3.5 | pF |
| C _{PD} | power dissipation capacitance per counter | notes 1 and 2 | 20 | 21 | pF |

Notes

- 1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
 - $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

f_i = input frequency in MHz

f_o = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$

C_L = output load capacitance in pF

 V_{CC} = supply voltage in V

2. For HC the condition is V_I = GND to V_{CC} For HCT the condition is V_I = GND to V_{CC} -1.5 V


74HC/HCT390


ORDERING INFORMATION


See "74HC/HCT/HCU/HCMOS Logic Package Information".

PIN DESCRIPTION

| PIN NO. | SYMBOL | NAME AND FUNCTION |
|---------------|-------------------------------------------------------------|---------------------------------------------------------------|
| 1, 15 | 1 CP ₀ , 2 CP ₀ | clock input divide-by-2 section (HIGH-to-LOW, edge-triggered) |
| 2, 14 | 1MR, 2MR | asynchronous master reset inputs (active HIGH) |
| 3, 5, 6, 7 | 1Q ₀ to 1Q ₃ | flip-flop outputs |
| 4, 12 | 1 CP ₁ , 2 CP ₁ | clock input divide-by-5 section (HIGH-to-LOW, edge triggered) |
| 8 | GND | ground (0 V) |
| 13, 11, 10, 9 | 2Q ₀ to 2Q ₃ | flip-flop outputs |
| 16 | V _{CC} | positive supply voltage |







74HC/HCT390




Fig.4 Functional diagram.

BCD COUNT SEQUENCE FOR 1/2 THE "390"

| COUNT | OUTPUTS | | | | | | | | |
|-------|----------------|----------------|----------------|-------|--|--|--|--|--|
| COUNT | Q ₀ | Q ₁ | Q ₂ | Q_3 | | | | | |
| 0 | L | L | L | L | | | | | |
| 1 | Н | L | L | L | | | | | |
| 2 | L | Н | L | L | | | | | |
| 3 | Н | Н | L | L | | | | | |
| 4 | L | L | Н | L | | | | | |
| 5 | Н | L | Н | L | | | | | |
| 6 | L | Н | Н | L | | | | | |
| 7 | Н | Н | Н | L | | | | | |
| 8 | L | L | L | Н | | | | | |
| 9 | Н | L | L | Н | | | | | |

Notes

Output Q₀ connected to n\overline{CP}₁
with counter input on n\overline{CP}₀.
H = HIGH voltage level


L = LOW voltage level

BI-QUINARY COUNT SEQUENCE FOR 1/2 THE "390"

| COUNT | OUTPUTS | | | | | | | |
|-------|---------|----------------|-------|-------|--|--|--|--|
| COUNT | Q_0 | Q ₁ | Q_2 | Q_3 | | | | |
| 0 | L | L | L | L | | | | |
| 1 | L | Н | L | L | | | | |
| 2 | L | L | Н | L | | | | |
| 3 | L | Н | Н | L | | | | |
| 4 | L | L | L | Н | | | | |
| 5 | Н | L | L | L | | | | |
| 6 | Н | Н | L | L | | | | |
| 7 | Н | L | Н | L | | | | |
| 8 | Н | Н | Н | L | | | | |
| 9 | Н | L | L | Н | | | | |

Note

Output Q₃ connected to n\(\overline{CP}_0\)
with counter input on n\(\overline{CP}_1\).



Philips Semiconductors Product specification

Dual decade ripple counter

74HC/HCT390

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HC

 $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF$

| | | T _{amb} (°C) | | | | | | | | TEST CONDITIONS | |
|-------------------------------------|-------------------------------------------------------------------------|-----------------------|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------|------------------------|-----------|
| SYMBOL | DADAMETED | | | | 74HC | ; | | | | | MANEEODMO |
| | PARAMETER | | +25 | | −40 t | :o +85 | −40 t | -40 to +125 | UNIT | V _{CC} (V) | WAVEFORMS |
| | | min. | typ. | max. | min. | max. | min. | max. |] | (•) | |
| t _{PHL} / t _{PLH} | propagation delay nCP ₀ to nQ ₀ | | 47 17 14 | 145 29 25 | | 180 36 31 | | 220 44 38 | ns | 2.0 4.5 6.0 | Fig.6 |
| t _{PHL} / t _{PLH} | propagation delay nCP ₁ to nQ ₁ | | 50 18 14 | 155 31 26 | | 195 39 33 | | 235 47 40 | ns | 2.0 4.5 6.0 | Fig.6 |
| t _{PHL} / t _{PLH} | propagation delay nCP ₁ to nQ ₂ | | 74 27 22 | 210 42 36 | | 265 53 45 | | 315 63 54 | ns | 2.0 4.5 6.0 | Fig.6 |
| t _{PHL} / t _{PLH} | propagation delay nCP ₁ to nQ ₃ | | 50 18 14 | 155 31 26 | | 195 39 33 | | 235 47 40 | ns | 2.0 4.5 6.0 | Fig.6 |
| t _{PHL} | propagation delay nMR to nQ _n | | 52 19 15 | 165 33 28 | | 205 41 35 | | 250 50 43 | ns | 2.0 4.5 6.0 | Fig.7 |
| t _{THL} / t _{TLH} | output transition time | | 19 7 6 | 75 15 13 | | 95 19 16 | | 110 22 19 | ns | 2.0 4.5 6.0 | Fig.6 |
| t _W | clock pulse width nCP ₀ , nCP ₁ | 80 16 14 | 19 7 6 | | 100 20 17 | | 120 24 20 | | ns | 2.0 4.5 6.0 | Fig.6 |
| t _W | master reset pulse width HIGH | 80 17 14 | 28 10 8 | | 105 21 18 | | 130 26 22 | | ns | 2.0 4.5 6.0 | Fig.7 |
| t _{rem} | removal time nMR to nCP _n | 75 15 13 | 22 8 6 | | 95 19 16 | | 110 22 19 | | ns | 2.0 4.5 6.0 | Fig.7 |
| f _{max} | maximum clock pulse frequency nCP ₀ , nCP ₁ | 6.0 30 35 | 20 60 71 | | 4.8 24 28 | | 4.0 20 24 | | MHz | 2.0 4.5 6.0 | Fig.6 |

Philips Semiconductors Product specification

Dual decade ripple counter

74HC/HCT390

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT | UNIT LOAD COEFFICIENT |
|------------------------|-----------------------|
| n CP 0 | 0.45 |
| nCP ₁ , nMR | 0.60 |

AC CHARACTERISTICS FOR 74HCT

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$

| SYMBOL | | | | • | T _{amb} (° | C) | | | | TEST CONDITIONS | | |
|-------------------------------------|-------------------------------------------------------------------------|------|------|------------|---------------------|-------------|------|------|-----------------|-----------------|-----------|--|
| | DADAMETED | | | | 74HC | Т | | | LINUT | | WAVEFORMS | |
| | PARAMETER | +25 | | -40 to +85 | | -40 to +125 | | UNIT | V _{CC} | WAVEFORMS | | |
| | | min. | typ. | max. | min. | max. | min. | max. | | | | |
| t _{PHL} / t _{PLH} | propagation delay nCP ₀ to nQ ₀ | | 21 | 34 | | 43 | | 51 | ns | 4.5 | Fig.6 | |
| t _{PHL} / t _{PLH} | propagation delay nCP ₁ to nQ ₁ | | 22 | 38 | | 48 | | 57 | ns | 4.5 | Fig.6 | |
| t _{PHL} / t _{PLH} | propagation delay nCP ₁ to nQ ₂ | | 30 | 51 | | 64 | | 77 | ns | 4.5 | Fig.6 | |
| t _{PHL} / t _{PLH} | propagation delay nCP ₁ to nQ ₃ | | 22 | 38 | | 48 | | 57 | ns | 4.5 | Fig.6 | |
| t _{PHL} | propagation delay nMR to nQ _n | | 21 | 36 | | 45 | | 54 | ns | 4.5 | Fig.7 | |
| t _{THL} / t _{TLH} | output transition time | | 7 | 15 | | 19 | | 22 | ns | 4.5 | Fig.6 | |
| t _W | clock pulse width nCP ₀ , nCP ₁ | 18 | 8 | | 23 | | 27 | | ns | 4.5 | Fig.6 | |
| t _W | master reset pulse width HIGH | 17 | 10 | | 21 | | 26 | | ns | 4.5 | Fig.7 | |
| t _{rem} | removal time nMR to nCP _n | 15 | 8 | | 19 | | 22 | | ns | 4.5 | Fig.7 | |
| f _{max} | maximum clock pulse frequency nCP ₀ , nCP ₁ | 27 | 55 | | 22 | | 18 | | MHz | 4.5 | Fig.6 | |

74HC/HCT390

AC WAVEFORMS




Fig.6 Waveforms showing the clock $(n\overline{CP}_n)$ to output (nQ_n) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.




Fig.7 Waveforms showing the master reset (nMR) pulse width, the master reset to output (nQ_n) propagation delays and the master reset to clock (n \overline{CP}_n) removal time.

PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".